




K36 POWER SYSTEM ARCHITECTURE




[illegible]

	8	7	6	5	4	3	2	1
	Functional Test Points							
	Power Supply NO_TESTS		Fan Connectors		Battery		Digital Connector	
	NO_TEST		FUNC_TEST		FUNC_TEST		FUNC_TEST	
	I182 IMVP6_RBIAS 59A4 59B7		I182 TRUE =PP5V_S0_FAN_RT 7A7 50C4		I181 TRUE SMC_BS_ALRT_L 44C5 45C5 57A2			
	I182 IMVP6_COMP 59A4 59B7		I185 TRUE FAN_RT_PWM 50B3		I181 TRUE SMBUS_BATT_SCL_F 57A5			
	I185 5VS5_RUNSS 63B5 65C5		I185 TRUE FAN_RT_TACH 50C3		I181 TRUE SMBUS_BATT_SDA_F 57A5			
	I182 1V5S0_RUNSS 58B1 61B5		I185 TRUE =PP3V3_S0_FAN_RT 704 50C4					
			I185 TRUE SMC_FAN_1_CTL 44A8 50B4		I182 TRUE BATT_POS 57B5			
			I185 TRUE SMC_FAN_1_TACH 44A8 50C4		I185 TRUE BATT_NEG 57A5			
	CLOCK NO_TESTS		LPC+ Debug Connector		Audio FUNC_TEST			
	NO_TEST		FUNC_TEST		I182 TRUE =PP5V_S0_AUDIO_AMP 7A7 54B8 54C8 54D8			
	I182 TRUE CK505_CPU0_N 28C4 29D6 75D3		I182 TRUE =PP3V42_G3H_LPCPLUS 7B1 46C6		I185 TRUE =PP5V_S0_AUDIO 7A7 53A7 56C4			
	I182 TRUE CK505_CPU0_P 28C4 29D6 75D3		I185 TRUE =PP5V_S0_LPCPLUS 7A7 46C6		I110 TRUE GND_AUDIO_AMP 8A4			
	I182 TRUE CK505_CPU1_N 28C4 29D6 75D3		I185 TRUE LPC_AD<0> 32D4 44C8 46C6		I182 TRUE GND_AUDIO_CODEC 8B4			
	I182 TRUE CK505_CPU1_P 28C4 29D6 75D3		I185 TRUE LPC_AD<1> 32D4 44C8 46C6		I222 TRUE ACZ_SDATAIN<0> 8A5 53C7			
	I182 TRUE CK505_CPU2_ITP_SRC10_N 28C4 29D6 75D3		I185 TRUE LPC_FRAME_L 32D4 44C8 46B6		I182 TRUE ACZ_SDATAOUT 8A5 53C7			
	I182 TRUE CK505_CPU2_ITP_SRC10_P 28C4 29D6 75D3		I185 TRUE PM_CLKRUN_L 24C8 37A5 44C5 46B6		I225 TRUE ACZ_BITCLK 8A5 53C7			
	I182 TRUE CK505_DOT96_27M_N 28A4 29B6 75D3		I185 TRUE BOOT_LPC_SPI_L 23B5 46B6		I185 TRUE ACZ_RST_L 8A5 53B7			
	I182 TRUE CK505_DOT96_27M_P 28A4 29B6 75D3		I185 TRUE SMC_TMS 44B5 45C5 46B6		I185 TRUE ACZ_SYNC 8A5 53C7			
	I182 TRUE CK505_LVDS_N 28B4 29C6 75C3		I185 TRUE DEBUG_RESET_L 27D1 46B6					
	I182 TRUE CK505_LVDS_P 28B4 29C6 75C3		I185 TRUE SMC_TRST_L 44C1 46B6		Battery FUNC_TEST			
	I182 TRUE CK505_PCIF1_CLK 28B6 29B6 75D3		I185 TRUE SMC_TDO 44B5 45C5 46B6		I222 TRUE SMC_BATT_ISET 44B5 66A8			
			I185 TRUE SMC_MD1 44C1 46B6		I182 TRUE SMC_BATT_CHG_EN 44C8 45B6 66A4			
			I185 TRUE SMC_TX_L 44C1 46B6		I181 TRUE SMC_BC_ACOK 44C5 45B6 57C3			
			I185 TRUE FWH_INIT_L 41A8 44B8 44C5 45D5		I182 TRUE SMC_ADAPTER_EN 57C3 66A8			
			I182 TRUE PCI_CLK33M_LPCPLUS 29B3 46C4 75C3		I185 TRUE SMC_BATT_TRICKLE_EN_L 44C8 45B6 66A3			
			I182 TRUE LPC_AD<2> 32D4 44C8 46C4		I185 TRUE SYS_ONEWIRE 44B8 45D5 57C8			
			I185 TRUE INT_SERIRO 32D4 44C8 46C4					
			I185 TRUE PM_SUS_STAT_L 34D5 44C5 46B4		USB FUNC_TEST			
			I185 TRUE SMC_TDI 44B5 45C5 46B4		I182 TRUE TP_USB_EXCARD_P 8B2			
			I185 TRUE SMC_TCK 44B5 45C5 46B4		I182 TRUE TP_USB_EXCARD_N 8B2			
			I185 TRUE SMC_RESET_L 44C3 45D7 46B4		I182 TRUE TP_USB_EXTC_P 8B2			
			I185 TRUE SMC_NMI 44C1 46B4		I182 TRUE TP_USB_EXTC_N 8B2			
			I182 TRUE SMC_RX_L 41A8 44B8 44C5 45D5		I182 TRUE USB2_BT_F_P 43C2			
			I182 TRUE LINDACARD_GPIO 34A7 24D5 46B4		I182 TRUE USB2_BT_F_N 43C2			
					I182 TRUE USB2_3G_F_N 43A4			
					I182 TRUE USB2_3G_F_P 43A4			
					</			







CPU FSB

SYNC_MASTER=T9_MLB_NOME SYNC_DATE=11/12/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



CPU Power & Ground

SYNC_MASTER=T9_MLB_NAME SYNC_DATE=11/12/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	8	7	6	5	4	3	2	1
D	<div>CPU VCORE HF AND BULK DECOUPLING</div> <div>4x 330uF. 20x 10uF 0805</div> <div><div><div>4885 4883 1007 1085 707 PPVCORE_S0_CPU</div><div><div>LAYOUT NOTE: PLACE INSIDE SOCKET CAVITY (ON BOTTOMSIDE)</div><div><div><div>CRITICAL C1200 10uF 10% 2.5V X5R 805-2</div><div>CRITICAL C1201 10uF 10% 2.5V X5R 805-2</div><div>CRITICAL C1202 10uF 10% 2.5V X5R 805-2</div><div>CRITICAL C1203 10uF 10% 2.5V X5R 805-2</div><div>CRITICAL C1204 10uF 10% 2.5V X5R 805-2</div><div>CRITICAL C1205 10uF 10% 2.5V X5R 805-2</div><div>CRITICAL C1206 10uF 10% 2.5V X5R 805-2</div><div>CRITICAL C1207 10uF 10% 2.5V X5R 805-2</div><div>CRITICAL C1208 10uF 10% 2.5V X5R 805-2</div><div>CRITICAL C1209 10uF 10% 2.5V X5R 805-2</div></div><div><div>LAYOUT NOTE: PLACE INSIDE SOCKET CAVITY (ON BOTTOMSIDE)</div><div><div>CRITICAL C1210 10uF 10% 2.5V X5R 805-2</div><div>CRITICAL C1211 10uF 10% 2.5V X5R 805-2</div><div>CRITICAL C1212 10uF 10% 2.5V X5R 805-2</div><div>CRITICAL C1213 10uF 10% 2.5V X5R 805-2</div><div>CRITICAL C1214 10uF 10% 2.5V X5R 805-2</div><div>CRITICAL C1215 10uF 10% 2.5V X5R 805-2</div><div>CRITICAL C1216 10uF 10% 2.5V X5R 805-2</div><div>CRITICAL C1217 10uF 10% 2.5V X5R 805-2</div><div>CRITICAL C1218 10uF 10% 2.5V X5R 805-2</div><div>CRITICAL C1219 10uF 10% 2.5V X5R 805-2</div></div></div></div><div><div>LAYOUT NOTE: PLACE ON BOTTOMSIDE</div><div><div>CRITICAL C1250 330uF 10% 2.0V TANT D2T</div><div>CRITICAL C1251 330uF 10% 2.0V TANT D2T</div><div>CRITICAL C1252 330uF 10% 2.0V TANT D2T</div><div>CRITICAL C1253 330uF 10% 2.0V TANT D2T</div></div><div>LAYOUT NOTE: PLACE ON BOTTOMSIDE</div></div><div>C1250, C1251, C1252 AND C1253 NEED TO USE 6mOHM CAPS.</div></div></div></div>							
C								
B								
A	<div>VCCA (CPU Avdd) DECOUPLING</div> <div><div>1087 707 PP1V5_S0_CPU</div><div><div>1x 10uF, 1x 0.01uF</div><div><div>CRITICAL C1280 10uF 10% 6.3V X5R 603</div><div>C1281 0.01uF 10% 16V CERM 402</div></div><div>LAYOUT NOTE: PLACE C1281 NEAR PIN B26 OF U1000</div></div></div> <div>VCCP (CPU I/O) DECOUPLING</div> <div><div>1205 1283 1007 905 905 985 707 PP1V05_S0_CPU</div><div><div>1x 330uF, 6x 0.1uF</div><div><div>CRITICAL C1235 330uF 10% 2.5V TANT D2T</div><div>C1236 0.1uF 20% 10V CERM 402</div><div>C1237 0.1uF 20% 10V CERM 402</div><div>C1238 0.1uF 20% 10V CERM 402</div><div>C1239 0.1uF 20% 10V CERM 402</div><div>C1240 0.1uF 20% 10V CERM 402</div><div>C1241 0.1uF 20% 10V CERM 402</div></div><div>LAYOUT NOTE: PLACE C1235 CLOSE TO CPU</div></div></div> <div><div>CPU Decoupling & VID</div><div><div>SYNC_MASTER=MSARWAR</div><div>SYNC_DATE=04/26/2006</div></div><div>NOTICE OF PROPRIETARY PROPERTY</div><div><div>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</div><div>I TO MAINTAIN THE DOCUMENT IN CONFIDENCE</div><div>II NOT TO REPRODUCE OR COPY IT</div><div>III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</div></div><div><div>APPLE COMPUTER INC.</div><div><div>SIZE D</div><div>DRAWING NUMBER 051-7455</div><div>REV. 01</div></div><div><div>SCALE NONE</div><div>SHT 11 OF 76</div></div></div></div>							
	8	7	6	5	4	3	2	1

	8	7	6	5	4	3	2	1
D	<div>CPU VCORE HF AND BULK DECOUPLING</div> <div>4x 330uF. 20x 10uF 0805</div> <div><div><div>4885 4883 10D7 1085 707 PPVCORE_S0_CPU</div><div><div>LAYOUT NOTE: PLACE INSIDE SOCKET CAVITY (ON BOTTOMSIDE)</div><div><div><div>CRITICAL C1200 10uF 10% 2.5V X5R 805-2</div><div>CRITICAL C1201 10uF 10% 2.5V X5R 805-2</div><div>CRITICAL C1202 10uF 10% 2.5V X5R 805-2</div><div>CRITICAL C1203 10uF 10% 2.5V X5R 805-2</div><div>CRITICAL C1204 10uF 10% 2.5V X5R 805-2</div><div>CRITICAL C1205 10uF 10% 2.5V X5R 805-2</div><div>CRITICAL C1206 10uF 10% 2.5V X5R 805-2</div><div>CRITICAL C1207 10uF 10% 2.5V X5R 805-2</div><div>CRITICAL C1208 10uF 10% 2.5V X5R 805-2</div><div>CRITICAL C1209 10uF 10% 2.5V X5R 805-2</div></div><div><div>LAYOUT NOTE: PLACE INSIDE SOCKET CAVITY (ON BOTTOMSIDE)</div><div><div>CRITICAL C1210 10uF 10% 2.5V X5R 805-2</div><div>CRITICAL C1211 10uF 10% 2.5V X5R 805-2</div><div>CRITICAL C1212 10uF 10% 2.5V X5R 805-2</div><div>CRITICAL C1213 10uF 10% 2.5V X5R 805-2</div><div>CRITICAL C1214 10uF 10% 2.5V X5R 805-2</div><div>CRITICAL C1215 10uF 10% 2.5V X5R 805-2</div><div>CRITICAL C1216 10uF 10% 2.5V X5R 805-2</div><div>CRITICAL C1217 10uF 10% 2.5V X5R 805-2</div><div>CRITICAL C1218 10uF 10% 2.5V X5R 805-2</div><div>CRITICAL C1219 10uF 10% 2.5V X5R 805-2</div></div></div></div></div></div></div>							
C								
B	<div><div><div>LAYOUT NOTE: PLACE ON BOTTOMSIDE</div><div><div>CRITICAL C1250 330uF 10% 2.0V TANT D2T</div><div>CRITICAL C1251 330uF 10% 2.0V TANT D2T</div><div>CRITICAL C1252 330uF 10% 2.0V TANT D2T</div><div>CRITICAL C1253 330uF 10% 2.0V TANT D2T</div></div><div>C1250, C1251, C1252 AND C1253 NEED TO USE 6mOHM CAPS.</div><div>LAYOUT NOTE: PLACE ON BOTTOMSIDE</div></div></div>							
A	<div><div>VCCA (CPU Avdd) DECOUPLING</div><div><div>1087 707 PP1V5_S0_CPU</div><div><div>1x 10uF, 1x 0.01uF</div><div><div>CRITICAL C1280 10uF 10% 6.3V X5R 603</div><div>CRITICAL C1281 0.01uF 10% 16V CERM 402</div></div><div>LAYOUT NOTE: PLACE C1281 NEAR PIN B26 OF U1000</div></div></div></div>							
	<div><div>VCCP (CPU I/O) DECOUPLING</div><div><div>12C5 12B3 10C7 9D5 9C5 986 985 707 PP1V05_S0_CPU</div><div><div>1x 330uF, 6x 0.1uF</div><div><div>CRITICAL C1235 330uF 10% 2.5V TANT D2T</div><div>CRITICAL C1236 0.1uF 10% 10V CERM 402</div><div>CRITICAL C1237 0.1uF 10% 10V CERM 402</div><div>CRITICAL C1238 0.1uF 10% 10V CERM 402</div><div>CRITICAL C1239 0.1uF 10% 10V CERM 402</div><div>CRITICAL C1240 0.1uF 10% 10V CERM 402</div><div>CRITICAL C1241 0.1uF 10% 10V CERM 402</div></div><div>LAYOUT NOTE: PLACE C1235 CLOSE TO CPU</div></div></div></div>							
	<div><div>CPU Decoupling & VID</div><div><div>SYNC_MASTER=MSARWAR</div><div>SYNC_DATE=04/26/2006</div></div><div><div>NOTICE OF PROPRIETARY PROPERTY</div><div><div>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</div><div>I TO MAINTAIN THE DOCUMENT IN CONFIDENCE</div><div>II NOT TO REPRODUCE OR COPY IT</div><div>III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</div></div></div><div><div>APPLE COMPUTER INC.</div><div><div>SIZE D</div><div>DRAWING NUMBER 051-7455</div><div>REV. 01</div></div><div><div>SCALE NONE</div><div>SHT 11 OF 76</div></div></div></div>							
	8	7	6	5	4	3	2	1





D

C

B

A

D

C

B

A

LVDS Disable

Can leave all signals NC if LVDS is not implemented.
Tie VCC_TX_LVDS and VCCA_LVDS to GND.

If SDVO is used, VCCD_LVDS must remain powered with proper decoupling. Otherwise, tie VCCD_LVDS to GND also.

TV-Out Signal Usage:

Composite: DACA only
S-Video: DACB & DACC only
Component: DACA, DACB & DACC

Unused DAC outputs must remain powered, but can omit filtering components. Unused DAC outputs should connect to GND through 75-ohm resistors.

TV-Out Disable / CRT Enable

Tie TVx_DAC and TVx_RTN to GND. Must power all TVDAC rails. VCCA_TVx_DAC and VCCA_DAC_BG can share filtering with VCCA_CRT_DAC.

CRT Disable / TV-Out Enable

Tie R/R#/G/G#/B/B#, HSYNC and VSYNC to GND. All CRT/TVDAC rails must be powered. All rails must be filtered except for VCCA_CRT.


CRT & TV-Out Disable

Tie TVx_DAC, TVx_RTN, R/R#/G/G#/B/B#, HSYNC, VSYNC and CRT_TVO_IREF to GND.
Can tie the following rails to GND:
VCCA_CRT_DAC, VCCA_DAC_BG, VCCA_TVx_DAC, VCCD_CRT, VCCD_QDAC and VCC_SYNC.

NOTE: Must keep VDDC_TVDAC powered and filtered at all times!

Internal Graphics Disable

Follow instructions for LVDS and CRT & TV-Out Disable above.
Can also tie CRT_DDC_*, L_CTRL_*, L_DDC_*, SDVO_CTRL_* and TV_DCONSELx to GND.
Tie DPLL_REF_CLK and DPLL_REF_SSCLK to GND.
Tie DPLL_REF_CLK* and DPLL_REF_SSCLK* to VCC (VCore).
Tie VCCA_DPLLA and VCCA_DPLLB to VCC (VCore).
Tie VCC_AXG and VCC_AXG_NCTF to GND.
Leave GFX_VID<3..0> and GFX_VR_EN as NC.




U1400
CRESTLINE
FC80GA
(3 OF 10)

LVDS

PCI-EXPRESS GRAPHICS

TV

VGA



SDVO Alternate Function

SDVO_TVCLKIN#
SDVO_INT#
SDVO_FLDSTALL#

SDVO_TVCLKIN
SDVO_INT
SDVO_FLDSTALL

SDVOB_RED#
SDVOB_GREEN#
SDVOB_BLUE#
SDVOB_CLKN
SDVOC_RED#
SDVOC_GREEN#
SDVOC_BLUE#
SDVOC_CLKN

SDVOB_RED
SDVOB_GREEN
SDVOB_BLUE
SDVOB_CLKP
SDVOC_RED
SDVOC_GREEN
SDVOC_BLUE
SDVOC_CLKP

NB PEG / Video Interfaces

SYNC_MASTER=TS_MLB SYNC_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.


SIZE DRAWING NUMBER


D 051-7455

REV.

01

SCALE NONE SHT 14 OF 76





NB DDR2 Interfaces

SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART







NOTE: This filter is required even if using only external graphics.
VCCD_TVDAC also powers internal thermal sensors.

Layout Note:
These 4 caps should be
within 6.35 mm of NB edge

Layout Note:
These 2 caps should be
within 6.35 mm of NB edge

Layout Note:
These 8 caps should be
within 6.35 mm of NB edge

Layout Note: Route to caps, then GND

NEED TO FIND A "1#GH, 500MA, 78MOHM" INDUCTOR
WF: Should be 1uH, 30% L2220


WF: Check part properties

Layout Note: Route to cap, then GND

NB Graphics Decoupling	
SYNC_MASTER=WFERRY	SYNC_DATE=06/15/2006
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7455	01
SCALE		SHT	OF
NONE		21	76


Current numbers from Crestline EDS Addendum, doc #20127.




HDA	
HDA_BIT_CLK	24.000MHZ CLOCK W/INTERNAL WEAK PD
HDA_RST#	
HDA_SDIN[0-2]	INTEGRATED PDS
HDA_SDOUT	INTEGRATED PD
AC2_SYNC	INTEGRATED PD


SB Enet, Disk, FSB, LPC	
SYNC_MASTER=TS_MLB	SYNC_DATE=10/30/2006
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7455	01
SCALE		SHT	22 OF 76
NONE			










A

A




```
* FOR INT. GRAPHIC SYSTEM
* FOR EXT. GRAPHIC SYSTEM
```


APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
------	----------------	------

D	051-7455	01
---	----------	----

SCALE	SHT	OF
NONE	28	76




CLK Termination

CLKREQ Controls

FS_C	FS_B	FS_A	CPU
0	0	0	266M
0	0	1	133M
0	1	1	166M
0	1	0	200M
1	1	0	400M
1	1	1	Resrvd
1	0	1	100M
1	0	0	333M

NOSTUFF R3082, R3086, R3090
FOR MANUAL CPU FREQUENCY

CPU speed is currently set to 200MHZ



Place close to CLK Gen
For reducing noise coupling to wireless frequencies

Clock Termination

SYNC_MASTER=DSIMON-WF SYNC_DATE=06/06/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7455	01
SCALE	SHT	OF
NONE	29	76



DDR2 VRef

One 0.1uF per connector




Yellow uses 10K divider and TLV2463 to drive MCH and DIMM connectors.
(See Capell Valley pg 47)

Page Notes

- Power aliases required by this page:
- =PP1V8_S3_MEM
 - =PPSPD_S0_MEM (2.5V - 3.3V)
- Signal aliases required by this page:
- =I2C_MEM_SCL
 - =I2C_MEM_SDA
- BOM options provided by this page:
- (NONE)

DDR2 Bypass Caps

(For return current)



The 4.7uF and 1.0uF caps can be changed to 5x 2.2uF caps, when they get cheaper.

DDR2 SO-DIMM Connector A

SYNC_MASTER=MEMORY SYNC_DATE=06/20/2005


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER		REV.
	D	051-7455		01
	SCALE	SHT	OF	
	NONE	30	76	





DDR2 VREF (FOR CONNECTOR B)
One 0.1uF per connector




Yellow uses 10K divider and TLV2463 to drive MCH and DIMM connectors.
(See Capell Valley pg 47)



Page Notes

- Power aliases required by this page:
- =PP1V8_S3_MEM
 - =PPSPD_S0_MEM (2.5V - 3.3V)
- Signal aliases required by this page:
- =I2C_MEM_SCL
 - =I2C_MEM_SDA
- BOM options provided by this page:
- (NONE)
- NOTE: This page does not supply VREF. The reference voltage must be provided by another page.

DDR2 Bypass Caps
(For return current)



The 4.7uF and 1.0uF caps can be changed to 5x 2.2uF caps, when they get cheaper.



DDR2 SO-DIMM Connector B

SYNC_MASTER=MEMORY SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

D 051-7455 01

SCALE NONE SHT 31 OF 76




Memory Active Termination

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7455	01
SCALE	SHT		
	NONE	32	OF 76



Page Notes

Power aliases required by this page:
- =PP3V3_ENET_PHY (EC / Ultra)
- =PP1V8R2V5_ENET_PHY (2.5V / 1.8V)
- =YUKON_EC_PP2V5_ENET (2.5V / GND)
- =PP1V2_ENET_PHY

Signal aliases required by this page:
- =ENET_CLKREQ_L (NC/TP for Yukon EC)
- =ENET_VMAIN_AVLBLE

BOM options provided by this page:
YUKON_EC - Selects Yukon EC RSET value.
YUKON_ULTRA - Selects Yukon Ultra RSET.

NOTE: Yukon IC and EEPROM are OMITTED on this page. Proper part numbers must be called out elsewhere.

NOTE: See bottom of page for instructions for dual Yukon EC / Yukon Ultra schematic support.

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0285	1	RES,4.87K,1%,1/16W,0402,LF	R3760		YUKON_EC

To support Yukon EC and Ultra on the same board:

- Alias =YUKON_EC_PP2V5_ENET to PP1V8R2V5_ENET_PHY_AVDD, add 1x 0.1uF and 1x 0.001uF caps
- Use 0-ohm resistors or variable supply to provide 1.8V or 2.5V to =PP1V8R2V5_ENET_PHY
- Connect =ENET_CLKREQ_L to clock generator via 0-ohm resistor (BOMOPTION: YUKON_ULTRA)
- Use YUKON_EC and YUKON_ULTRA BOMOPTIONS to select stuffed part

Ethernet (Yukon)

SYNC_MASTER=USB

SYNC_DATE=10/07/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SCALE

NONE

DRAWING NUMBER

D 051-7455

REV.

01

SHR

34

OF

76

D

C

B

A

D

C


B

A

ENET Enable Generation


"ENET" = "S0" || AC

3.3V ENET FET





Name	PM_SLP_S3_L	SMC_ADAPTER_EN	PM_ENET_EN_L	PM_ENET_EN	Yukon Power
Logic	S0	AC			Powered by S3
S0 on Battery	High (3.3V)	Low (0V)	Low (0V)	High (3.3V)	Power
S3 on Battery	Low (0V)	Low (0V)	High (3.3V)	Low (0V)	Power
S0 on AC	High (3.3V)	High (3.3V)	Low (0V)	High (3.3V)	Power
S3 on AC	Low (0V)	High (3.3V)	Low (0V)	High (3.3V)	Power
S5 on anything	N/A	N/A	N/A	N/A	No Power

1.9V ENET LDO



$$V_{out} = 1.2246V * (1 + R3821 / R3822)$$

1.2V ENET LDO



Yukon Power Control

SYNC_MASTER=USB SYNC_DATE=10/07/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE DRAWING NUMBER REV.

D 051-7455 01

SCALE SHEET OF 76



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0443	1	CONN, 8P RJ-45 JACK, TH, MG3, LF	J3900	CRITICAL	NORMAL
514-0443	1	CONN, 8P RJ-45 JACK, TH, BLACK, LF	J3900	CRITICAL	FANCY

NEED FANCY TH RJ45 PART NUMBER

ETHERNET CONNECTOR

SYNC_MASTER=USB

SYNC_DATE=09/14/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D

DRAWING NUMBER 051-7455

REV. 01

SCALE NONE

SHT 36

OF 76

PAGE NOTES

INPUT
=PP3V3_S0_FW - 3.3V POWER FOR FIREWIRE (MOBILE: OFF DURING SLEEP)
=PP3V3_S0_PCI - 3.3V POWER FOR PCI FIREWIRE (MOBILE: OFF DURING SLEEP)
PCI_GNT3_L - PCI GRANT FROM SB
PCI_CLK_FW - NEED TO REFERENCE TO ALIAS PAGE
PCI_RST_L - PCI RESET FROM SB
FW_PC0 - FIREWIRE POWER CLASS IDENTIFIER


INPUT/OUTPUT
PCI_AD<0..31>, PCI_C_BE_L<0..3>, PCI_FRAME_L, PCI_IRDY_L, PCI_TRDY_L,
PCI_DEVSEL_L, PCI_STOP_L, PCI_PAR, PCI_PERR_L, PCI_SERR_L
FW_A_TPA_P/N, FW_A_TPB_P/N, FW_A_TPBIAS - PORT 0 FIREWIRE DIFF PAIRS
FW_B_TPA_P/N, FW_B_TPB_P/N, FW_B_TPBIAS - PORT 1 FIREWIRE DIFF PAIRS
FW_C_TPA_P/N, FW_C_TPB_P/N, FW_C_TPBIAS - PORT 2 FIREWIRE DIFF PAIRS

OUTPUT
PCI_REQ3_L - PCI REQUEST TO SB
PM_CLKRUN_L - CLOCK-RUN PCI PROTOCOL
INT_PIRQD_L - INTERRUPT TO SB
PCI_PME_FW_L - DEDICATED PME FOR FIREWIRE (SB GPIO1)


PAGE HISTORY


5/19/2005 - FIRST REVISION OF PAGE
5/20/2005 - BGA VERSION OF FW32306 ADDED
5/21/2005 - CHANGED INT ID TO INT19 PER ARCHITECTURAL DEFINITION
5/21/2005 - CHANGED PC07/PNT DOWN ON BSA3 AND REMOVED CONNECTION TO PLT_RST_L
5/21/2005 - ADDED D10R PNT DOWN ON BSA3 AND REMOVED CONNECTION TO PLT_RST_L
5/21/2005 - REMOVED CONSTRAINTS AS THEY WILL BE MANAGED ON BOARD SIDE
5/21/2005 - REMOVED C4421 - REDUNDANT
5/21/2005 - BEING OUT FOR CONNECTION TO BE CONNECTED ON PORT PAGE
7/26/2005 - CONNECTED PIN E10 TO GND


MOBILE TURNS OFF CONTROLLER POWER DURING SLEEP
0.001A DURING SLEEP



FIREWIRE CONTROLLER
SYNC_MASTER=ENETSYNC_DATE=08/30/2005

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER		REV.
	D	051-7455		01
	SCALE	SHT	OF	
	NONE	37	76	





SATA CONNECTOR

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7455	01
SCALE		SHT	OF
NONE		40	76



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0288	2	CONN,4P USB RCPT,MIDPLANE,MG3,LF	J4600,J4601	CRITICAL	NORMAL
514-0315	2	CONN,4P USB RCPT,MIDPLANE,BLACK,LF	J4600,J4601	CRITICAL	FANCY

USB EXTERNAL CONNECTORS

SYNC_MASTER=USB SYNC_DATE=06/30/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SCALE: NONE

DRAWING NUMBER: 051-7455

SHT: 41 OF 76

REV.: 01

D




A


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	1
--	---


IR CYPRESS ENCORE II USB CONTROLLER



BLUETOOTH




3G CONNECTOR




IR CONTROLLER & BT INTERFACE

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7455	01
SCALE		SHT	OF
NONE		43	76




SMC Reset Button / Brownout Detect



Debug Power Button SMC Crystal Circuit




SMC AVREF Supply




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S1278	353S1381	?	VR5065	TI REF3133


THESE NEED TO BE PULLED TO THE PROPER RAIL:



SMC 1.05V to 3.3V Level Shifting





SMC 3.3V to 1.05V Level Shifting



SYSTEM (SLEEP) LED CURRENT DRIVER

3.3V TO PBUS LEVEL SHIFTING



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
114S0071	1	31.6, 1%, 1/16W, MF-LF,	402 R5050	NORMAL
114S0086	1	44.2, 1%, 1/16W, MF-LF,	402 R5050	FANCY

SMC SUPPORT

SYNC_MASTER=GPU SYNC_DATE=07/17/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SCALE: NONE


SIZE: D

DRAWING NUMBER: 051-7455

SHT: 45

OF: 76

REV.: 01



LPC+ Debug Connector

SYNC_MASTER=WFERRY SYNC_DATE=06/01/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7455	01
SCALE		SHT	OF
NONE		46	76





SMBUS CONNECTIONS	
SYNC_MASTER=WFERRY	SYNC_DATE=06/01/2006
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7455	01
SCALE		SHT	OF
NONE		47	76

PROCESSOR DCIN VOLTAGE SENSE


CPU CURRENT SENSE




Current Sense Calibration Circuit
Switches in fixed load on power supplies to calibrate current sense circuits



CPU VOLTAGE SENSE



GPU VOLTAGE SENSE



CPU Current & Voltage Sense

SYNC_MASTER=GPU SYNC_DATE=07/17/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7455	01
SCALE	SHT	OF
NONE	48	76



TEMPERATURE SENSE		
SYNC_MASTER=GPU		SYNC_DATE=06/21/2006
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7455	01
SCALE		SHT	OF
NONE		49	76


D


C

B

A



 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7455	01
	SCALE	SHT	OF
	NONE	51	76



NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SCALE
NONE


D


DRAWING NUMBER
051-7455

REV.
01

53

OF
76





AUDIO JACK 1: LO/HP CONNECTOR, SPDIF TX

MIC CONNECTOR
APN:514S0392

SPEAKER CONNECTOR
APN:518S0519

APN:518S0521

MIC EMI FILTER

AUDIO JACK 2: LINE IN CONNECTOR, SPDIF RX

AUDIO: JACK

SYNC_MASTER=M70AUDIO SYNC_DATE=03/12/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0409	1	CONN, 3.5MM COMBO AUDIO OUT, RA, M03, LF	J6700	CRITICAL	NORMAL
514-0408	1	CONN, 3.5MM COMBO AUDIO IN, RA, M03, LF	J6750	CRITICAL	NORMAL
514-0411	1	CONN, 3.5MM COMBO AUDIO OUT, RA, BLACK, LF	J6700	CRITICAL	FANCY
514-0410	1	CONN, 3.5MM COMBO AUDIO IN, RA, BLACK, LF	J6750	CRITICAL	FANCY

APPLE COMPUTER INC.

SIZE

DRAWING NUMBER

REV.

D

051-7455

01

SCALE

SHT

OF

NONE

55

76

CODEC OUTPUT SIGNAL PATHS


FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
LINE OUT	0X0F	0X05	0X15 (A)	VREF_A(100%)	0x15 (A)
SAT SPKR	0X26	0X25	0x14 (D)	GPIO 0	N/A
SUB SPKR	0X0E	0x04	0x16 (G)	GPIO 0	N/A
SPDIF OUT	N/A	0x06	0x1E (SPDIF OUT)	N/A	0x1B (E)

CODEC INPUT SIGNAL PATHS

FUNCTION	MIXER	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
LINE IN	0x23	0x08	0x1A (C)	N/A	0x1A (C)
MIC IN	0x24	0x07	0x18 (B)	B (80%)	N/A
SPDIF IN	N/A	0x0A	0x1F (SPDIF IN)	N/A	N/A

PORT A DETECT


PORT E DETECT (SPDIF DELEGATE)



PLACE L6800/C6800 CLOSE TO Q6800


PP3V3_S0_AUDIO F

MIC INPUT CIRCUITRY




HP/LO DE-POP SWITCH
APN:353S1459


PORT A HP/LO



PORT C LI



Line-in (PORT C) DETECT



AUDIO: JACK TRANSLATORS

SYNC_MASTER=M70AUDIO SYNC_DATE=03/12/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
SCALE	SHT	OF
NONE	56	76


01



D

C

A



D

AB

8

 λ

76

D



Routing Note:
The discharge path (VO2) should have a dedicated trace to the output cap; separate from the output voltage sensing trace,

```

7D8 6B2  =PP1V05 S0 REG
VOLTAGE=1.05V
MIN_LINE_WIDTH=1.5 mm
MIN_NECK_WIDTH=0.25 mm

```

$$V_{out} = 0.758V * (1 + R_a / R_b)$$

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S0448	376S0445	?	Q7360	


1.5V / 1.05V Supplies
 SYNC_MASTER=POWER SYNC_DATE=07/13/2005

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.



D |

C|A

A |

SYNCH MASTER=POWER DATE=07/13/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER
------	----------------

SIZE	DRAWING NUMBER
D	051-7455

REV.

SCALE	SHT	OF
NONE	62	76

5V/3.3V POWER SUPPLY

State	SMC_PM_G2_EN	PP3V3_G3H	PP5V_S5	PP3V3_S5
G3H	LOW	3.3V	0.0V	0.0V
S0/S3/S5	HIGH	3.3V	5.0V	3.3V

$$V_{out} = 1V * (1 + R_a / R_b)$$

$$V_{out} = 1V * (1 + R_c / R_d)$$

Routing Note:

The discharge path (VO1) should have a dedicated trace to the output cap; separate from the output voltage sensing trace,

Routing Note:

The discharge path (VO2) should have a dedicated trace to the output cap; separate from the output voltage sensing trace,

Routing Note:
put 6 vias under the thermal pad (pin 33)

PWM FREQ. = 280 kHz
MAX CURRENT = 7.5A

PWM FREQ. = 430 kHz
MAX CURRENT = 5A

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
128S0093	128S0092	?	C7682,C7680	KEMET TS20V336M016ATR0457690
128S0093	128S0092	?	C7640	KEMET TS20V336M016ATR0457690
376S0448	376S0445	?	Q7620	KEMET TS20V336M016ATR0457690

Placement Note:

R7601,C7605 close to U7600 pin 20.
C7602 close to U7600 pin 22.
C7604 close to U7600 pin 21.
C7603 close to U7600 pin 19.
R7605,R7603 close to U7600.

LATEST ISSUE: 2006/12/22

5V/3.3V Supplies

SYNC_MASTER=POWER SYNC_DATE=07/13/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE DRAWING NUMBER REV.


D 051-7455 01

SCALE SHEET OF


NONE 63 OF 76

3.425V G3H SUPPLY

Supply needs to guarantee 3.31V delivered to SMC VRef generator



1.25V S0 REGULATOR



3.42V/1.25V Switcher

SYNC_MASTER=ENETSYNC_DATE=12/06/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

LATEST ISSUE: 2007/3/8


APPLE COMPUTER INC.

D 051-7455 01



SCALE NONE SHT 64 OF 76

S3 FETS & S3/S5 CONTROL

5V/3.3V S5 RUN/SS CONTROL



1.8V S3 RUN/SS CONTROL



MOSFET	FDC638P
CHANNEL	P-TYPE
RDS(ON)	48 mOhm @4.5V
LOADING	0.051 A

MOSFET	FDC638P
CHANNEL	P-TYPE
RDS(ON)	65 mOhm @2.5V
LOADING	0.098 A

S3 FET & S3/S5 Control

SYNC_MASTER=DSIMONV DATE=06/12/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

LATEST ISSUE: 2006/12/22

APPLE COMPUTER INC.

SCALE: NONE

DRAWING NUMBER: D 051-7455


REV: 01



SHT: 65 OF 76

D



A

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7455	01
	SCALE	SHT	OF
	NONE	66	76



INVERTER, LVDS, TMDS
 SYNC_MASTER=GPU SYNC_DATE=06/23/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
------	----------------	------


D 051-7455

SCALE	SHT	OF
	67	76



EXTERNAL TMSD
SYNC_MASTER=GRABSYNC_DATE=06/06/2005
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7455	01
SCALE		SHT	OF
NONE		68	76



NB VIDEO ALIASES

14A5	=CRT_TVO_IREF	==	CRT_TVO_IREF	14B5	71C3	==	=CRT_BLUE	==	CRT_BLUE	==	69B8	71C3
14A5	=TV_A_DAC	==	TV_A_DAC	MAKE_BASE=TRUE	69B8	71C3					MAKE_BASE=TRUE	
14B5	=TV_B_DAC	==	TV_B_DAC	MAKE_BASE=TRUE	14B5	69A8	=CRT_GREEN	==	CRT_GREEN	==	69A8	71C3
14B5	=TV_C_DAC	==	TV_C_DAC	MAKE_BASE=TRUE	69A8	71C3					MAKE_BASE=TRUE	
		==		MAKE_BASE=TRUE	14B5	69A8	=CRT_RED	==	CRT_RED	==	69A8	71C3
		==									MAKE_BASE=TRUE	
		==										
14B5	=CRT_HSYNC_R	==	CRT_HSYNC_R			69C3	71C3					
14A5	=CRT_VSYNC_R	==	CRT_VSYNC_R	MAKE_BASE=TRUE		69C3	71C3					
		==		MAKE_BASE=TRUE								

Video Connectors

EXTERNAL VIDEO (VGA) INTERFACE

TMDS(MINI DVI) INTERFACE

Isolation required for DVI power switch

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
740S0044	740S0028	?	F9404	

MINI-DVI CONNECTOR

SYNC_MASTER=EUGENESYNC_DATE=05/21/05

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7455	01
SCALE	SHT	OF
NONE	69	76

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0375	1	CONN,REC,MINI-DVI,32P,RA,TABS,AG3	J9401	CRITICAL	NORMAL
514-0376	1	CONN,REC,MINI-DVI,32P,RA,TABS,BLK	J9401	CRITICAL	FANCY

8

7

6

5

4

3

2

1

DDR2 Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_45S	*	Y	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
MEM_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	Y	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_85D	*	Y	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=3:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_2OTHER	*	25 MIL	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CLK	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DATA	MEM_CLK	*	MEM_DATA2MEM
MEM_DATA	MEM_CTRL	*	MEM_DATA2MEM
MEM_DATA	MEM_CMD	*	MEM_DATA2MEM
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_DQS	*	MEM_DATA2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	*	*	MEM_2OTHER
MEM_CTRL	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_DATA	*	*	MEM_2OTHER
MEM_DQS	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MEM_A_CLK	MEM_70D	MEM_CLK	MEM_CLK P<2..0>	15D3 30A4 30D4
	MEM_70D	MEM_CLK	MEM_CLK N<2..0>	15D3 30A4 30D4
MEM_A_CNTRL	MEM_45S	MEM_CTRL	MEM_CKE<1..0>	15D3 30C4 30C6 32D6
MEM_A_CNTRL	MEM_45S	MEM_CTRL	MEM_CS L<1..0>	15D3 30B4 30B6 32D6
MEM_A_CNTRL	MEM_45S	MEM_CTRL	MEM_ODT<1..0>	15C3 30B4 30B6 32D6
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A A<14..0>	15C6 16B5 16C5 30B4 30B6 30C4 30C6 32C6
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A BS<2..0>	16D5 30B4 30B6 30C6 32C6
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A RAS L	16B5 30B4 32B6
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A CAS L	16D5 30B6 32B6
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A WE L	16B5 30B6 32B6
MEM_A_DQ_BYTE0	MEM_55S	MEM_DATA	MEM_A DQ<7..0>	16D8 30D4 30D6
MEM_A_DQ_BYTE1	MEM_55S	MEM_DATA	MEM_A DQ<15..8>	16C8 30D4 30D6
MEM_A_DQ_BYTE2	MEM_55S	MEM_DATA	MEM_A DQ<23..16>	16C8 30C4 30C6
MEM_A_DQ_BYTE3	MEM_55S	MEM_DATA	MEM_A DQ<31..24>	16C8 30C4 30C6 30D4 30D6
MEM_A_DQ_BYTE4	MEM_55S	MEM_DATA	MEM_A DQ<39..32>	16B8 16C8 30B4 30B6
MEM_A_DQ_BYTE5	MEM_55S	MEM_DATA	MEM_A DQ<47..40>	16B8 30A4 30A6 30B4 30B6
MEM_A_DQ_BYTE6	MEM_55S	MEM_DATA	MEM_A DQ<55..48>	16B8 30A4 30A6
MEM_A_DQ_BYTE7	MEM_55S	MEM_DATA	MEM_A DQ<63..56>	16A8 16B8 30A4 30A6
MEM_A_DM0	MEM_55S	MEM_DATA	MEM_A DM<0>	16D5 30D4
MEM_A_DM1	MEM_55S	MEM_DATA	MEM_A DM<1>	16D5 30D4
MEM_A_DM2	MEM_55S	MEM_DATA	MEM_A DM<2>	16C5 30C6
MEM_A_DM3	MEM_55S	MEM_DATA	MEM_A DM<3>	16C5 30C4
MEM_A_DM4	MEM_55S	MEM_DATA	MEM_A DM<4>	16C5 30B4
MEM_A_DM5	MEM_55S	MEM_DATA	MEM_A DM<5>	16C5 30B6
MEM_A_DM6	MEM_55S	MEM_DATA	MEM_A DM<6>	16C5 30A6
MEM_A_DM7	MEM_55S	MEM_DATA	MEM_A DM<7>	16C5 30A4
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM_A DQS P<0>	16C5 30D6
	MEM_85D	MEM_DQS	MEM_A DQS N<0>	16C5 30D6
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM_A DQS P<1>	16C5 30D6
	MEM_85D	MEM_DQS	MEM_A DQS N<1>	16C5 30D6
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM_A DQS P<2>	16C5 30C4
	MEM_85D	MEM_DQS	MEM_A DQS N<2>	16C5 30C4
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM_A DQS P<3>	16C5 30C6
	MEM_85D	MEM_DQS	MEM_A DQS N<3>	16C5 30C6
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM_A DQS P<4>	16C5 30B6
	MEM_85D	MEM_DQS	MEM_A DQS N<4>	16C5 30B6
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM_A DQS P<5>	16C5 30B4
	MEM_85D	MEM_DQS	MEM_A DQS N<5>	16C5 30B4
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM_A DQS P<6>	16C5 30A4
	MEM_85D	MEM_DQS	MEM_A DQS N<6>	16C5 30A4
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM_A DQS P<7>	16C5 30A6
	MEM_85D	MEM_DQS	MEM_A DQS N<7>	16C5 30A6
MEM_B_CLK	MEM_70D	MEM_CLK	MEM_CLK P<5..3>	15D3 31A4 31D4
	MEM_70D	MEM_CLK	MEM_CLK N<5..3>	15D3 31A4 31D4
MEM_B_CNTRL	MEM_45S	MEM_CTRL	MEM_CKE<4..3>	15D3 31C4 31C6 32D5 32D6
MEM_B_CNTRL	MEM_45S	MEM_CTRL	MEM_CS L<3..2>	15C3 15D3 31B4 31B6 32D6
MEM_B_CNTRL	MEM_45S	MEM_CTRL	MEM_ODT<3..2>	15C3 31B4 31B6 32D6
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_B A<14..0>	15C6 16B1 16C1 31B4 31B6 31C4 31C6 32A5 32B5
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_B BS<2..0>	16D1 31B4 31B6 31C6 32A6
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_B RAS L	16B1 31B4 32A6
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_B CAS L	16D1 31B6 32A6
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_B WE L	16B1 31B6 32A6
MEM_B_DQ_BYTE0	MEM_55S	MEM_DATA	MEM_B DQ<7..0>	16D4 31D4 31D6
MEM_B_DQ_BYTE1	MEM_55S	MEM_DATA	MEM_B DQ<15..8>	16C4 31D4 31D6
MEM_B_DQ_BYTE2	MEM_55S	MEM_DATA	MEM_B DQ<23..16>	16C4 31C4 31C6
MEM_B_DQ_BYTE3	MEM_55S	MEM_DATA	MEM_B DQ<31..24>	16C4 31C4 31C6
MEM_B_DQ_BYTE4	MEM_55S	MEM_DATA	MEM_B DQ<39..32>	16B4 16C4 31B4 31B6
MEM_B_DQ_BYTE5	MEM_55S	MEM_DATA	MEM_B DQ<47..40>	16B4 31A4 31A6 31B4 31B6
MEM_B_DQ_BYTE6	MEM_55S	MEM_DATA	MEM_B DQ<55..48>	16B4 31A4 31A6
MEM_B_DQ_BYTE7	MEM_55S	MEM_DATA	MEM_B DQ<63..56>	16A4 16B4 31A4 31A6
MEM_B_DM0	MEM_55S	MEM_DATA	MEM_B DM<0>	16D1 31D4
MEM_B_DM1	MEM_55S	MEM_DATA	MEM_B DM<1>	16D1 31D4
MEM_B_DM2	MEM_55S	MEM_DATA	MEM_B DM<2>	16C1 31C4
MEM_B_DM3	MEM_55S	MEM_DATA	MEM_B DM<3>	16C1 31C6
MEM_B_DM4	MEM_55S	MEM_DATA	MEM_B DM<4>	16C1 31B4
MEM_B_DM5	MEM_55S	MEM_DATA	MEM_B DM<5>	16C1 31A6
MEM_B_DM6	MEM_55S	MEM_DATA	MEM_B DM<6>	16C1 31A4
MEM_B_DM7	MEM_55S	MEM_DATA	MEM_B DM<7>	16C1 31A6
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM_B DQS P<0>	16C1 31D6
	MEM_85D	MEM_DQS	MEM_B DQS N<0>	16C1 31D6
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM_B DQS P<1>	16C1 31D6
	MEM_85D	MEM_DQS	MEM_B DQS N<1>	16C1 31D6
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM_B DQS P<2>	16C1 31C6
	MEM_85D	MEM_DQS	MEM_B DQS N<2>	16C1 31C6
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM_B DQS P<3>	16C1 31C4
	MEM_85D	MEM_DQS	MEM_B DQS N<3>	16C1 31C4
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM_B DQS P<4>	16C1 31B6
	MEM_85D	MEM_DQS	MEM_B DQS N<4>	16C1 31B6
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM_B DQS P<5>	16C1 31A4
	MEM_85D	MEM_DQS	MEM_B DQS N<5>	16C1 31A4
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM_B DQS P<6>	16C1 31A6
	MEM_85D	MEM_DQS	MEM_B DQS N<6>	16C1 31A6
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM_B DQS P<7>	16C1 31A4
	MEM_85D	MEM_DQS	MEM_B DQS N<7>	16C1 31A4

Need to support MEM*-style wildcards!

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

Memory Constraints

SYNC_MASTER=WFERRY

SYNC_DATE=06/08/2006

REV. 01

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

D 051-7455

SCALE NONE

SHT 72

OF 76

8

7

6

5

4

3

2

1

WWW.AliSaler.Com

8

7

6

5

4

3

2

1

PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=2:1_SPACING	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.18.1 & 10.19

Platform LAN (Nineveh) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LAN_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
ENET_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
GLAN_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_CLK	*	=2.5:1_SPACING	?
ENET_GLAN	*	20 MILS	?
ENET_LAN	*	=1.5:1_SPACING	?
ENET_MDI	*	25 MILS	?

DG says 30 mils min separation.

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

Controller Link (AMT) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLINK_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLINK_12MIL	*	Y	12 MILS	5 MILS	300 MILS	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLINK	*	=1.8:1_SPACING	?
CLINK_VREF	*	12 MILS	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

NET TYPE

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING		
PCI_AD	PCI_55S	PCI	PCI_AD<18...0>	23A8 23B8 37B5 37C5
PCI_AD19	PCI_55S	PCI	PCI_AD<19>	23A8 37B6
PCI_AD20	PCI_55S	PCI	PCI_AD<20>	23A8 37B6
PCI_AD	PCI_55S	PCI	PCI_AD<31...21>	23A8 37B5
PCI_AD	PCI_55S	PCI	PCI_PAR	23A6 37B5
PCI_C_BE_L	PCI_55S	PCI	PCI_C_BE_L<3..0>	23B6 37B5
PCI_CNTRL	PCI_55S	PCI	PCI_IRDY_L	23A4 23A6 37A5
PCI_CNTRL	PCI_55S	PCI	PCI_DEVSEL_L	23A4 23A6 37A5
PCI_CNTRL	PCI_55S	PCI	PCI_PERR_L	23A4 23A6 37A5
PCI_LOCK_L	PCI_55S	PCI	PCI_LOCK_L	23A4 23A6
PCI_CNTRL	PCI_55S	PCI	PCI_SERR_L	23A4 23A6 37A5
PCI_CNTRL	PCI_55S	PCI	PCI_STOP_L	23A4 23A6 37A5
PCI_CNTRL	PCI_55S	PCI	PCI_TRDY_L	23A4 23A6 37A5
PCI_CNTRL	PCI_55S	PCI	PCI_FRAME_L	23A4 23A6 37A5
PCI_FW_REQ_L	PCI_55S	PCI	PCI_FW_REQ_L	23A4 23A6 37A5
PCI_FW_GNT_L	PCI_55S	PCI	PCI_FW_GNT_L	23B5 37A5
PCI_REQ1_L	PCI_55S	PCI	PCI_REQ1_L	23A4 23B6
PCI_GNT1_L	PCI_55S	PCI	PCI_GNT1_L	
PCI_REQ2_L	PCI_55S	PCI	PCI_REQ2_L	23A4 23B6
PCI_GNT2_L	PCI_55S	PCI	PCI_GNT2_L	
INT_PIRQA_L	PCI_55S	PCI	INT_PIRQA_L	23A4 23A8
INT_PIROB_L	PCI_55S	PCI	INT_PIROB_L	23A4 23A8
INT_PIROC_L	PCI_55S	PCI	INT_PIROC_L	23A4 23A8
INT_PIOD_L	PCI_55S	PCI	INT_PIOD_L	23A4 23A8 37A5
INT_PIORE_L	PCI_55S	PCI	INT_PIORE_L	23A4 23A6
INT_PIOF_L	PCI_55S	PCI	INT_PIOF_L	23A4 23A6
PCIE_E_R2D	PCIE_100D	PCIE	PCIE_E_R2D_C_P	33B5 33B6
PCIE_E_R2D	PCIE_100D	PCIE	PCIE_E_R2D_C_N	33B5 33B6
PCIE_E_D2R	PCIE_100D	PCIE	PCIE_E_D2R_P	33B5
PCIE_E_D2R	PCIE_100D	PCIE	PCIE_E_D2R_N	33B5 33C5
GLAN_COMP			GLAN_COMP	22C6
ENET_LAN	LAN_55S	ENET_LAN	LAN_RSTSYNC	
ENET_LAN	LAN_55S	ENET_LAN	LAN_R2D<2...0>	
ENET_LAN	LAN_55S	ENET_LAN	LAN_D2R<2...0>	
ENET_GLAN_CLK	LAN_55S	ENET_CLK	ENET_GLAN_CLK_R	
LAN_55S	ENET_CLK		ENET_GLAN_CLK	
ENET_MDI0	ENET_100D	ENET_MDI	ENET_MDI_P<0>	34B8 36B7
ENET_100D	ENET_MDI		ENET_MDI_N<0>	34B8 36B7
ENET_MDI1	ENET_100D	ENET_MDI	ENET_MDI_P<1>	34B8 36C7
ENET_100D	ENET_MDI		ENET_MDI_N<1>	34B8 36C7
ENET_MDI2	ENET_100D	ENET_MDI	ENET_MDI_P<2>	34B8 36B7
ENET_100D	ENET_MDI		ENET_MDI_N<2>	34B8 36C7
ENET_MDI3	ENET_100D	ENET_MDI	ENET_MDI_P<3>	34B8 36C7
ENET_100D	ENET_MDI		ENET_MDI_N<3>	34B8 36C7
CLINK_NB	CLINK_55S	CLINK	CLINK_NB_CLK	15A3 24C3
CLINK_NB	CLINK_55S	CLINK	CLINK_NB_DATA	15A3 24C3
CLINK_NB_RESET_L	CLINK_55S	CLINK	CLINK_NB_RESET_L	15A3 24C3
CLINK_WLAN	CLINK_55S	CLINK	CLINK_WLAN_CLK	24C3
CLINK_WLAN	CLINK_55S	CLINK	CLINK_WLAN_DATA	24C3
CLINK_WLAN_RESET_L	CLINK_55S	CLINK	CLINK_WLAN_RESET_L	24D5
NB_CLINK_VREF	CLINK_12MIL	CLINK_VREF	NB_CLINK_VREF	15A4
SB_CLINK_VREF0	CLINK_12MIL	CLINK_VREF	SB_CLINK_VREF0	24C3
SB_CLINK_VREF1	CLINK_12MIL	CLINK_VREF	SB_CLINK_VREF1	24C3

8

7

6

5

4

3

2

1

SB Constraints (2 of 2)

SYNC_MASTER=WFERRY

SYNC_DATE=06/12/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SCALE: NONE

SHEET: 74 OF 76

SIZE: D

DRAWING NUMBER: 051-7455

REV.: 01

8

7

6

5

4

3

2

1

WWW.AliSaler.Com

Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_FSB_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CLK_PCIE_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CLK_MED_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_SLOW_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	*	25 MIL	?
CLK_PCIE	*	20 MIL	?
CLK_MED	*	20 MIL	?
CLK_SLOW	*	10 MIL	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 14.1 - 14.6

Clock Net Properties

[illegible]

- CK505 SRC7 is project-specific

CK505 SRC8 is project-specific

Clock Constraints

SYNC_MASTER=WFERRY	SYNC_DATE=06/12/2006	7
--------------------	----------------------	---

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
------	----------------	------

D	051-7455	01
---	----------	----

SCALE	SHT	OF
	75	76

SCALE	SHT	OF
	75	76



8

7

6

5

4

3

2

1

WWW.AliSaler.Com